


GT0204 4-Bit Bidirectional Voltage-Level Translator with Automatic Direction Sensing

1 Features	2 Application
<ul style="list-style-type: none"> - No direction-control - Data rates: 100 Mbps - 1.2 V to 5.5 V on A port and 1.65 V to 5.5 V on B port ($V_{CCA} \leq V_{CCB}$) - V_{CC} isolation feature: If either V_{CC} input is at GND, both ports are in the high-impedance state - Output Enable (OE) Input Circuit Referenced to V_{CCA} - Low Power Consumption, 10μA Maximum I_{CC} - No power-supply sequencing required: either V_{CCA} or V_{CCB} can be ramped first - I_{off} supports partial-power-down mode operation - Operating temperature range: -40°C to +85°C 	<ul style="list-style-type: none"> - Handset - Smartphone - Tablet - Desktop PC

3 Description	Circuit Diagram
<p>This 4-bit non-inverting translator is a bidirectional voltage level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable power-supply rails, with the A ports supporting operating voltages from 1.2V to 5.5V while it tracks the V_{CCA} supply, and the B ports supporting operating voltages from 1.65V to 5.5V while it tracks the V_{CCB} supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.2V, 1.5V, 1.8V, 2.5V, 3.3V and 5V voltage nodes. V_{CCA} must not exceed V_{CCB}.</p> <p>The GT0204 is available in QFN1.8X1.8-12, QFN3.5X3.5-14, QFN1.7X2-12 and TSSOP14 packages. It operates over an ambient temperature range of -40°C to +85°C.</p>	

4 Device Summary, Pin and Packages

Table 4-1. Device Summary⁽¹⁾

Serial Name	Part Name	Package	Body Size (Nom)	Marking ⁽²⁾	MSL ⁽³⁾	Package Qty
GT0204	GT0204QHC	QFN1.8×1.8-12L	1.80mm×1.80mm	0204 XXXX	3	Tape and Reel,3000
	GT0204QC	QFN1.7×2-12L	1.70mm×2.00mm	0204 XXXX	3	Tape and Reel,4000
	GT0204QD	QFN3.5×3.5-14L	3.50mm×3.50mm	GT0204 XXXXX	3	Tape and Reel,5000
	GT0204TD	TSSOP14	5.00mm×4.40mm	GT0204 XXXXXXXX	3	Tape and Reel,4000

(1)For all available packages, please contact product sales.

(2)There may be additional marking, which relates to the lot trace code information (data code and Vendor code), the logo or the environmental category on the device.

(3)MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.

(4)"XXXXX" in Marking will be appeared as the batch code.

4 Device Summary, Pin and Packages(Continued)




Fig.4-1. GT0204QHC: (QFN1.8×1.8-12L) Package

Table 4-2. Pin Definition

Pin		I/O	Function
Name	QFN1.8×1.8-12L		
V _{CCB}	1	P	B Ports Supply Voltage. $1.65V \leq V_{CCB} \leq 5.5V$.
V _{CCA}	2	P	A Port Supply Voltage. $1.2V \leq V_{CCA} \leq 5.5V$ and $V_{CCA} \leq V_{CCB}$.
A1	3	I/O	Input/output A1. Reference to V _{CCA} .
A2	4	I/O	Input/output A2. Reference to V _{CCA} .
A3	5	I/O	Input/output A3. Reference to V _{CCA} .
A4	6	I/O	Input/output A4. Reference to V _{CCA} .
GND	7	-	Ground
OE	8	I	Output Enable (Active High). Pull OE low to place all outputs in 3 state mode. Referenced to V _{CCA} .
B4	9	I/O	Input/output B4. Reference to V _{CCB} .
B3	10	I/O	Input/output B3. Reference to V _{CCB} .
B2	11	I/O	Input/output B2. Reference to V _{CCB} .
B1	12	I/O	Input/output B1. Reference to V _{CCB} .

*It is suggested to leave the unconnected pins floating.

4 Device Summary, Pin and Packages (Continued)




Fig.4-2. GT0204QC: (QFN1.7×2-12L) Package

Table 4-3. Pin Definition

Pin		I/O	Function
Name	QFN1.7×2-12L		
V _{CCA}	1	P	A Port Supply Voltage. $1.2V \leq V_{CCA} \leq 5.5V$ and $V_{CCA} \leq V_{CCB}$.
A1	2	I/O	Input/output A1. Reference to V _{CCA} .
A2	3	I/O	Input/output A2. Reference to V _{CCA} .
A3	4	I/O	Input/output A3. Reference to V _{CCA} .
A4	5	I/O	Input/output A4. Reference to V _{CCA} .
GND	6	-	Ground
B4	7	I/O	Input/output B4. Reference to V _{CCB} .
B3	8	I/O	Input/output B3. Reference to V _{CCB} .
B2	9	I/O	Input/output B2. Reference to V _{CCB} .
B1	10	I/O	Input/output B1. Reference to V _{CCB} .
V _{CCB}	11	P	B Ports Supply Voltage. $1.65V \leq V_{CCB} \leq 5.5V$.
OE	12	I	Output Enable (Active High). Pull OE low to place all outputs in 3 state mode. Referenced to V _{CCA} .

*It is suggested to leave the unconnected pins floating.

4 Device Summary, Pin and Packages (Continued)




Fig.4-3. GT0204QD: (QFN3.5×3.5-14L) Package

Table 4-4. Pin Definition

Name	Pin	I/O	Function
	QFN3.5×3.5-14L		
V _{CCA}	1	P	A Port Supply Voltage. $1.2V \leq V_{CCA} \leq 5.5V$ and $V_{CCA} \leq V_{CCB}$.
A1	2	I/O	Input/output A1. Reference to V _{CCA} .
A2	3	I/O	Input/output A2. Reference to V _{CCA} .
A3	4	I/O	Input/output A3. Reference to V _{CCA} .
A4	5	I/O	Input/output A4. Reference to V _{CCA} .
NC	6	-	No internal connection.
GND	7	-	Ground
OE	8	I	Output Enable (Active High). Pull OE low to place all outputs in 3 state mode. Referenced to V _{CCA} .
NC	9	-	No internal connection.
B4	10	I/O	Input/output B4. Reference to V _{CCB} .
B3	11	I/O	Input/output B3. Reference to V _{CCB} .
B2	12	I/O	Input/output B2. Reference to V _{CCB} .
B1	13	I/O	Input/output B1. Reference to V _{CCB} .
V _{CCB}	14	P	B Ports Supply Voltage. $1.65V \leq V_{CCB} \leq 5.5V$.
-	Exposed Pad	-	Exposed pad should be soldered to PCB board and connected to GND or left floating.

*It is suggested to leave the unconnected pins floating.

4 Device Summary, Pin and Packages(Continued)




Fig.4-4. GT0204TD: (TSSOP14) Package

Table 4-5. Pin Definition

Pin		I/O	Function
Name	TSSOP14		
V _{CCA}	1	P	A Port Supply Voltage. $1.2V \leq V_{CCA} \leq 5.5V$ and $V_{CCA} \leq V_{CCB}$.
A1	2	I/O	Input/output A1. Reference to V _{CCA} .
A2	3	I/O	Input/output A2. Reference to V _{CCA} .
A3	4	I/O	Input/output A3. Reference to V _{CCA} .
A4	5	I/O	Input/output A4. Reference to V _{CCA} .
NC	6	-	No internal connection.
GND	7	-	Ground
OE	8	I	Output Enable (Active High). Pull OE low to place all outputs in 3 state mode. Referenced to V _{CCA} .
NC	9	-	No internal connection.
B4	10	I/O	Input/output B4. Reference to V _{CCB} .
B3	11	I/O	Input/output B3. Reference to V _{CCB} .
B2	12	I/O	Input/output B2. Reference to V _{CCB} .
B1	13	I/O	Input/output B1. Reference to V _{CCB} .
V _{CCB}	14	P	B Ports Supply Voltage. $1.65V \leq V_{CCB} \leq 5.5V$.

*It is suggested to leave the unconnected pins floating

5 Voltage, Temperature, ESD and Thermal Ratings

5.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

Parameters		Min	Max	Unit
Supply voltage, V_{CCA}		-0.3	6.5	V
Supply voltage, V_{CCB}		-0.3	6.5	V
Input voltage range, V_I	A port	-0.3	6.5	V
	B port	-0.3	6.5	
	OE	-0.3	6.5	
Voltage range applied to any output in the high-impedance or power-off state, V_o	A port	-0.3	6.5	V
	B port	-0.3	6.5	
Voltage range applied to any output in the high or low state, V_o	A port	-0.3	$V_{CCA}+0.3$	V
	B port	-0.3	$V_{CCA}+0.3$	
Input clamp current, I_{IK}	$V_I < 0$		-50	mA
Output clamp current, I_{OK}	$V_o < 0$		-50	mA
Continuous output current, I_o			± 50	mA
Continuous current through V_{CCA} , V_{CCB} or GND			± 100	mA
Maximum junction temperature			150	°C
Storage temperature range		-65	150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed

(3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table

5.2 ESD Ratings

ESD		Value	Unit	
V(ESD)	Electrostatic Discharge	Human-Body Model (HBM) ⁽¹⁾	$\pm 5K$	V
		Charged-Device Model (CDM) ⁽²⁾	$\pm 2K$	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5 Voltage, Temperature, ESD and Thermal Ratings(Continued)

5.3 Recommended Operating Conditions

V_{CCI} is the supply voltage associated with the input port. V_{CCO} is the supply Voltage associated with the output port.

Parameter	Conditions		Min	Typ	Max	Unit
Supply voltage ⁽¹⁾	V _{CCA}		1.2		5.5	V
	V _{CCB}		1.65		5.5	
High-level input voltage(V _{IH})	A-port I/Os	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V	V _{CCI} ×0.81		V _{CCI}	V
	B-port I/Os	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V	V _{CCI} ×0.81		V _{CCI}	
	OE input	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V	V _{CCA} ×0.65		5.5	
Low-level input voltage(V _{IL}) ⁽²⁾	A-port I/Os	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V	0		V _{CCI} ×0.35	V
	B-port I/Os	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V	0		V _{CCI} ×0.35	
OE	OE input	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V	0		V _{CCA} ×0.35	V
Voltage range applied to any output in the high-impedance or power-off state, V _O	A-port I/Os	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V	0		5.5	V
	B port I/Os	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V	0		5.5	V
Input transition rise or fall rate(Δt/Δv)	A-port I/Os	V _{CCA} =1.2 V to 5.5 V V _{CCB} =1.65 V to 5.5 V			40	ns/V
	B port I/Os	V _{CCA} =1.2 V to 5.5 V	V _{CCB} =1.65 V to 5.5 V		40	
V _{CCB} =4.5 V to 5.5 V				30		
TA Operating free-air temperature	-		-40		85	°C

(1)V_{CCA} must be less than or equal to V_{CCB}.

(2)The maximum V_{IL} value is provided to ensure that a valid V_{OL} is maintained. The V_{OL} value is V_{IL} plus the voltage drop across the pass gate transistor.

6 Electrical Specifications

6.1 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾ ⁽³⁾

Parameter		Conditions	V _{CCA}	V _{CCB}	Temp	Min	Typ	Max	Unit
V _{OHA}	Port A Output High Voltage	I _{OH} =-20 μA	1.2V		+25°C		1.1		V
			1.4V to 5.5V		Full	V _{CCA} -0.4			
V _{OLA}	Port A Output Low Voltage	I _{OL} =20 μA	1.2V		+25°C		0.3		V
			1.4V to 5.5V		Full			0.4	
V _{OHB}	Port B Output High Voltage	I _{OH} =-20 μA		1.65V to 5.5V	Full	V _{CCA} -0.4			V
V _{OLB}	Port B Output Low Voltage	I _{OL} =20 μA		1.65V to 5.5V	Full			0.4	V
I _I	Input Leakage Current	OE I=V _{CCI} or GND	1.2V to 5.5V	1.65V to 5.5V	+25°C			±1	μA
					Full			±2	
I _{off}	Partial Power Down Current	A Ports	0V	0V to 5.5V	+25°C			±1	μA
					Full			±2	
		B Ports	0V to 5.5V	0V	+25°C			±1	
					Full			±2	
I _{oz}	High-impedance State Output Current	A or B port OE=0V	1.65V to 5.5V	2.3V to 5.5V	+25°C			±1	μA
					Full			±2	
I _{CCA}	V _{CCA} Supply Current	V _I =V _O =open I _O =0	1.2V	1.65V to 5.5V	+25°C		0.06		μA
			1.4V to 5.5V	1.65V to 5.5V	Full			5	
			5.5v	0V	Full			2	
			0v	5.5V	Full			-2	
I _{CCB}	V _{CCB} Supply Current	V _I =V _O =open I _O =0	1.2V	1.65V to 5.5V	+25°C		3.4		μA
			1.4V to 5.5V	1.65V to 5.5V	Full			5	
			5.5v	0V	Full			-2	
			0v	5.5V	Full			2	
I _{CCA} + I _{CCB}	Combined Supply Current	V _I =V _{CCI} or GND I _O =0	1.2V	1.65V to 5.5V	+25°C		3.5		μA
			1.4V to 5.5V	1.65V to 5.5V	Full			10	
I _{CCZA}	V _{CCA} Supply Current	V _I =V _{CCI} or 0V I _O =0, OE=0V	1.2V	1.65V to 5.5V	+25°C		0.05		μA
			1.4V to 5.5V	1.65V to 5.5V	Full			5	
I _{CCZB}	V _{CCB} Supply Current	V _I =V _{CCI} or 0V I _O =0, OE=0V	1.2V	1.65V to 5.5V	+25°C		3.3		μA
			1.4V to 5.5V	1.65V to 5.5V	Full			5	
C _i	Input Capacitance	OE	1.2V to 5.5V	1.65V to 5.5V	+25°C		4		PF
C _{io}	Input-to-output Internal Capacitance	A Port	1.2V to 5.5V	1.65V to 5.5V	+25°C		5		PF
		B Port	1.2V to 5.5V	1.65V to 5.5V	+25°C		9		

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port

(3) V_{CCA} must be less than or equal to V_{CCB}.

6 Electrical Specifications(Continued)

6.2 Timing Requirements

T_A=25°C (unless otherwise noted)

V_{CCA}=1.2V

		V _{CCB} =1.8V	V _{CCB} =2.5V	V _{CCB} =3.3V	V _{CCB} =5V	Unit
		Typ	Typ	Typ	Typ	
Data Rate		20	20	20	20	Mbps
Pulse Duration(tw)	Data inputs	50	50	50	50	ns

V_{CCA}=1.5V±0.1V

		V _{CCB} =1.8V±0.15V	V _{CCB} =2.5V±0.2V	V _{CCB} =3.3V±0.3V	V _{CCB} =5V±0.5V	Unit
		Typ	Typ	Typ	Typ	
Data Rate		40	40	40	40	Mbps
Pulse Duration(tw)	Data inputs	25	25	25	25	ns

V_{CCA}=1.8V±0.15V

		V _{CCB} =1.8V±0.15V	V _{CCB} =2.5V±0.2V	V _{CCB} =3.3V±0.3V	V _{CCB} =5V±0.5V	Unit
		Typ	Typ	Typ	Typ	
Data Rate		20	20	20	20	Mbps
Pulse Duration(tw)	Data inputs	50	50	50	50	ns

V_{CCA}=2.5V±0.2V

		V _{CCB} =2.5V±0.2V	V _{CCB} =3.3V±0.2V	V _{CCB} =5V±0.2V	Unit
		Typ	Typ	Typ	
Data Rate		70	80	80	Mbps
Pulse Duration(tw)	Data inputs	14	12	12	ns

V_{CCA}=3.3V±0.3V

		V _{CCB} =3.3V±0.3V	V _{CCB} =5V±0.5V	Unit
		Typ	Typ	
Data Rate		80	100	Mbps
Pulse Duration(tw)	Data inputs	12	10	ns

6 Electrical Specifications(Continued)

6.3 Switching Characteristics: $V_{CCA}=1.2V$

over recommended operating free-air temperature range (unless otherwise noted)

Parameter		Conditions	$V_{CCB}=1.8V$	$V_{CCB}=2.5V$	$V_{CCB}=3.3V$	$V_{CCB}=5V$	Units
			Typ	Typ	Typ	Typ	
t_{PHL}	Propagation Delay Time High-to-low Output	A to B	21.40	20.00	21.20	25.60	ns
t_{PLH}	Propagation Delay Time High-to-low Output	A to B	25.40	20.50	19.60	29.40	ns
t_{PHL}	Propagation Delay Time High-to-low Output	B to A	24.20	21.40	22.10	21.10	ns
t_{PLH}	Propagation Delay Time High-to-low Output	B to A	27.70	25.00	23.30	23.80	ns
t_{en}	Enable Time	OE to A or B	55.90	56.90	57.30	56.10	ns
t_{dis}	Disable Time	OE to A or B	169.90	165.00	167.30	174.00	ns
t_{rA}	Input Rise Time	A port rise time	5.80	5.50	5.00	3.60	ns
t_{rB}	Input Rise Time	B port rise time	9.00	7.70	7.00	7.40	ns
t_{fA}	Input Fall Time	A port fall time	4.00	3.80	4.80	4.80	ns
t_{fB}	Input Fall Time	B port fall time	8.70	7.80	6.00	6.40	ns
$t_{SK(O)}$	Skew(time), Output	Channel-to-Channel Skew	0.5	0.5	0.5	0.5	ns
Maximum Data Rate			20	20	20	20	Mbps

6.4 Switching Characteristics: $V_{CCA}=1.5V \pm 0.1V$

over recommended operating free-air temperature range (unless otherwise noted)

Parameter		Conditions	$V_{CCB}=1.8V \pm 0.15V$	$V_{CCB}=2.5V \pm 0.2V$	$V_{CCB}=3.3V \pm 0.3V$	$V_{CCB}=5V \pm 0.5V$	Units
			Typ	Typ	Typ	Typ	
t_{PHL}	Propagation Delay Time High-to-low Output	A to B	17.30	13.90	13.80	13.50	ns
t_{PLH}	Propagation Delay Time High-to-low Output	A to B	19.90	17.80	16.60	13.15	ns
t_{PHL}	Propagation Delay Time High-to-low Output	B to A	20.40	12.30	11.90	11.80	ns
t_{PLH}	Propagation Delay Time High-to-low Output	B to A	20.60	18.50	17.30	16.20	ns
t_{en}	Enable Time	OE to A or B	41.20	45.30	44.70	51.50	ns
t_{dis}	Disable Time	OE to A or B	176.90	168.30	169.60	162.70	ns
t_{rA}	Input Rise Time	A port rise time	4.00	3.90	4.30	7.20	ns
t_{rB}	Input Rise Time	B port rise time	12.00	8.30	9.40	6.70	ns
t_{fA}	Input Fall Time	A port fall time	4.70	3.60	4.10	4.70	ns
t_{fB}	Input Fall Time	B port fall time	28.50	19.40	11.10	6.90	ns
$t_{SK(O)}$	Skew(time), Output	Channel-to-Channel Skew	0.5	0.5	0.5	0.5	ns
Maximum Data Rate			40	40	40	40	Mbps

6 Electrical Specifications(Continued)

6.5 Switching Characteristics: $V_{CCA}=1.8V \pm 0.15V$

over recommended operating free-air temperature range (unless otherwise noted)

Parameter		Conditions	$V_{CCB}=1.8V \pm 0.15V$	$V_{CCB}=2.5V \pm 0.2V$	$V_{CCB}=3.3V \pm 0.3V$	$V_{CCB}=5V \pm 0.5V$	Units
			Typ	Typ	Typ	Typ	
t_{PHL}	Propagation Delay Time High-to-low Output	A to B	13.40	12.30	12.00	11.50	ns
t_{PLH}	Propagation Delay Time High-to-low Output	A to B	17.98	16.60	15.50	15.20	ns
t_{PHL}	Propagation Delay Time High-to-low Output	B to A	13.10	11.10	10.30	9.40	ns
t_{PLH}	Propagation Delay Time High-to-low Output	B to A	18.20	15.70	15.50	13.90	ns
t_{en}	Enable Time	OE to A or B	35.80	35.80	37.10	33.60	ns
t_{dis}	Disable Time	OE to A or B	159.80	151.90	163.40	158.00	ns
t_{rA}	Input Rise Time	A port rise time	4.10	3.90	4.60	19.50	ns
t_{rB}	Input Rise Time	B port rise time	9.20	8.50	7.60	6.80	ns
t_{fA}	Input Fall Time	A port fall time	3.70	3.70	4.10	14.40	ns
t_{fB}	Input Fall Time	B port fall time	9.10	7.70	6.40	6.18	ns
$t_{SK(O)}$	Skew(time), Output	Channel-to-Channel Skew	0.5	0.5	0.5	0.5	ns
Maximum Data Rate			50	50	50	50	Mbps

6.6 Switching Characteristics, $V_{CCA}=2.5V \pm 0.15V$

over operating free-air temperature range (unless otherwise noted)

Parameter		Conditions	$V_{CCB}=2.5V \pm 0.2V$	$V_{CCB}=3.3V \pm 0.3V$	$V_{CCB}=5V \pm 0.5V$	Units
			Typ	Typ	Typ	
t_{PHL}	Propagation Delay Time High-to-low Output	A to B	9.30	8.70	8.00	ns
t_{PLH}	Propagation Delay Time High-to-low Output	A to B	14.20	12.80	11.80	ns
t_{PHL}	Propagation Delay Time High-to-low Output	B to A	9.20	7.80	7.10	ns
t_{PLH}	Propagation Delay Time High-to-low Output	B to A	13.70	12.80	11.70	ns
t_{en}	Enable Time	OE to A or B	28.70	29.35	29.80	ns
t_{dis}	Disable Time	OE to A or B	169.00	162.40	151.70	ns
t_{rA}	Input Rise Time	A port rise time	3.00	3.10	3.60	ns
t_{rB}	Input Rise Time	B port rise time	7.60	7.40	7.20	ns
t_{fA}	Input Fall Time	A port fall time	2.80	3.10	3.70	ns
t_{fB}	Input Fall Time	B port fall time	5.20	5.70	5.90	ns
$t_{SK(O)}$	Skew(time), Output	Channel-to-Channel Skew	0.5	0.5	0.5	ns
Maximum Data Rate			70	80	80	Mbps

6 Electrical Specifications(Continued)

6.7 Switching Characteristics, $V_{CCA} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range (unless otherwise noted)

Parameter		Conditions	$V_{CCB}=3.3V \pm 0.3V$	$V_{CCB}=5V \pm 0.5V$	Units
			Typ	Typ	
t_{PHL}	Propagation Delay Time High-to-low Output	A to B	7.60	7.00	ns
t_{PLH}	Propagation Delay Time High-to-low Output	A to B	11.85	10.90	ns
t_{PHL}	Propagation Delay Time High-to-low Output	B to A	7.30	6.20	ns
t_{PLH}	Propagation Delay Time High-to-low Output	B to A	10.90	10.10	ns
t_{en}	Enable Time	OE to A or B	27.80	26.00	ns
t_{dis}	Disable Time	OE to A or B	156.90	151.90	ns
t_{rA}	Input Rise Time	A port rise time	3.10	3.20	ns
t_{rB}	Input Rise Time	B port rise time	9.20	7.30	ns
t_{fA}	Input Fall Time	A port fall time	2.90	3.20	ns
t_{fB}	Input Fall Time	B port fall time	7.40	5.40	ns
$t_{sk(o)}$	Skew(time), Output	Channel-to-Channel Skew	0.5	0.5	ns
Maximum Data Rate			80	100	Mbps

7 Typical Characteristics

T_A=25°C (unless otherwise noted)

Parameters		Conditions		V _{CCA}							Unit
				1.2V	1.2V	1.5V	1.8V	2.5V	2.5V	3.3V	
				V _{CCB}							
				5V	1.8V	1.8V	1.8V	2.5V	2.5V	3.3V to 5.5V	
				TYP	TYP	TYP	TYP	TYP	TYP	TYP	
C _{pdA}	Power Dissipation Capacitance	C _L =0 F=10MHz t _r =t _f =1ns OE=V _{CCA} (outputs enabled)	A-Port input B-Port output	9	8	7	8	7	8	7	pF
			B-Port input A-Port output	12	11	12	11	11	11	11	
C _{pdB}	Power Dissipation Capacitance		A-Port input B-Port output	35	26	27	27	27	27	27	
			B-Port input A-Port output	25	18	19	19	18	19	20	
C _{pdA}	Power Dissipation Capacitance	C _L =0 F=10MHz t _r =t _f =1ns OE=V _{CCA} (outputs enabled)	A-Port input B-Port output	0.01	0.01	0.01	0.01	0.01	0.01	0.01	pF
			B-Port input A-Port output	0.01	0.01	0.01	0.01	0.01	0.01	0.01	
C _{pdB}	Power Dissipation Capacitance		A-Port input B-Port output	0.01	0.01	0.01	0.01	0.01	0.01	0.01	
			B-Port input A-Port output	0.01	0.01	0.01	0.01	0.01	0.01	0.01	

8 Parameter Measurement Information

Unless otherwise noted, all input pulsed are supplied by generators having the following characteristics:

- PSRR 10MHz
- $Z_o=50 \Omega$
- $dv/dt \geq 1V/ns$

Note: All input pulses are measured one at a time with one transition per measurement




Fig.8-1. Data Rate, Pulse Duration, Propagation Delay, Output Rise and Fall Time Measurement Using a Push-Pull Driver





Fig.8-2. Load Circuit for Enable/Disable Time Measurement

Test	S1
$t_{PZL}^{(1)}, t_{PLZ}^{(2)}$	$2 \times V_{CCO}$
$t_{PHZL}^{(1)}, t_{PZH}^{(2)}$	Open

(1) t_{PZL} and t_{PZH} are the same as t_{en} .

(2) t_{PLZ} and t_{PHZ} are the same as t_{dis} .

8 Parameter Measurement Information(Continued)



(1) All input pulses are measured one at a time, with one transition per measurement.

Fig.8-3. Voltage Waveforms Pulse Duration




Fig.8-4. Voltage Waveforms Propagation Delay Times




Fig.8-5. Voltage Waveforms Enable and Disable

9 Detailed Description

9.1 Overview

The GT0204 device is a 4-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs.

9.2 Architecture

The GT0204 device architecture does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a DC state, the output drivers of the device maintain a high or low, but are designed to be weak, so the output drivers can be overdriven by an external driver when data on the bus flows the opposite direction.

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at $V_{CC0} = 1.2$ V to 1.8 V, 50 Ω at $V_{CC0} = 1.8$ V to 3.3 V, and 40 Ω at $V_{CC0} = 3.3$ V to 5 V.





Fig.9-1. Architecture of GT0204

9 Detailed Description(Continued)

9.3 Architecture

Typical I_{IN} vs V_{IN} characteristics of the device are shown in Figure 10-2. For proper operation, the device driving the data I/Os of the GT0204 device must have driven strength of at least ± 2 mA.



- (1) V_T is the input threshold of the GT0204 device, (typically $V_{CC}/2$).
- (2) V_D is the supply voltage of the external driver.

Fig. 9-2. Typical I_{IN} vs V_{IN} Curve

9.4 Output Load Considerations

We recommend careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths must be kept short enough such that the round-trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic I_{CC} , load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the device output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

9.5 Enable and Disable

The GT0204 device has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

9 Detailed Description(Continued)

9.6 Pullup or Pulldown Resistors on I/O Lines

The device is designed to drive capacitive loads of up to 70 pF. The output drivers of the GT0204 device have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k Ω to ensure that they do not contend with the output drivers of the GT0204 device. For the same reason, the GT0204 device must not be used in applications such as I²C or 1-Wire where an open drain driver is connected on the bidirectional data I/O. For these applications, use a device from the GT010X series of level translators.

9.7 Device Functional Modes

The device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high impedance state. Setting the OE input to high will enable the device.

10 Application Information

The GT0204 device can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I²C or 1-wire, where the data is bidirectional and no control signal is available. The device can also be used in applications where a push-pull driver is connected to the data I/Os, but the GT0204 might be a better option for such push-pull applications.





Fig.10-1. Typical Application Schematic

11 Package Outline Dimension


TSSOP14



Symbol	Dimensions in Millimeters			Dimensions in Inches		
	Min	Nom	Max	Min	Nom	Max
A	—	—	1.20	—	—	0.047
A1	0.05	—	0.15	0.002	—	0.006
A2	0.90	1.00	1.05	0.035	0.039	0.041
A3	0.39	0.44	0.49	0.015	0.017	0.019
b	0.20	—	0.28	0.008	—	0.011
b1	0.19	0.22	0.25	0.007	0.009	0.010
c	0.13	—	0.17	0.005	—	0.007
c1	0.12	0.13	0.14	0.005	0.005	0.006
D	4.90	5.00	5.10	0.193	0.197	0.201
E	4.30	4.40	4.50	0.169	0.173	0.177
E1	6.20	6.40	6.60	0.244	0.252	0.260
e	0.65BSC			0.026BSC		
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00BCS			0.039BSC		
θ	0	—	8°	0	—	8°

11 Package Outline Dimension(Continued)


QFN3.5x3.5-14




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.800	1.000	0.031	0.039
A1	0.000	0.050	0.00	0.002
A2	0.200REF		0.008REF	
b	0.180	0.300	0.007	0.012
D	3.350	3.650	0.132	0.144
D1	2.000TYP		0.079TYP	
E	3.350	3.650	0.007	0.012
E1	1.500TYP		0.059TYP	
e	0.500TYP		0.020TYP	
L	0.300	0.500	0.012	0.020

11 Package Outline Dimension(Continued)


QFN1.8×1.8-12



TOP VIEW




BOTTOM VIEW



SIDE VIEW


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	>0.50	0.60	0.020	0.024
A1	0.000	0.050	0.00	0.002
A3	0.15REF		0.006REF	
D	1.75	1.85	0.069	0.073
E	1.75	1.85	0.069	0.073
L	0.35	0.45	0.014	0.018
b	0.150	0.250	0.006	0.010
e	0.400BSC		0.016BSC	

11 Package Outline Dimension(Continued)

QFN1.7X2-12


Symbol	Dimensions in millimeters		Dimensions in inches	
	Min	Max	Min	Min
A	0.450	0.550	0.018	0.022
A1	0.000	0.050	0.000	0.002
A2	0.152REF		0.006REF	
D	1.900	2.100	0.075	0.086
E	1.600	1.800	0.063	0.071
D2	1.500	1.700	0.059	0.067
b	0.150	0.250	0.006	0.010
b1	0.150REF		0.006REF	
K	0.250REF		0.010REF	
e	0.400BSC		0.016BSC	
L	0.400	0.600	0.016	0.024

12 Tape and Reel Information



Note: The picture is only for reference. Please make the object as the standard.

Key Parameter List of Tape and Reel

Package type	Reel diameter	Reel width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 QuAdrant
QFN1.8×1.8-12L	7"	8.0	2.06	2.06	0.73	4.0	4.0	2.0	8.0	Q1
QFN1.7×2-12L	7"	9.0	1.90	2.30	0.75	4.0	4.0	2.0	8.0	Q1
QFN3.5×3.5-14L	13"	12.4	4.0	4.0	1.10	4.0	8.0	2.0	12.0	Q1
TSSOP14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

Note:

(1) All dimensions are nominal.

(2) Plastic or metal protrusions of 0.15mm maximum per side are not included.